



Challenges and Opportunities of Technologies and Components for Diversified Future Silicon Platforms

**S.Deleonibus,
CEA-LETI, MINATEC Campus,
17 rue des Martyrs , 38054 Grenoble Cedex 09 France.**


Tel : 33 (0)4 38 78 59 73 ; Fax: 33 (0)4 38 78 51 83; email: sdeleonibus@cea.fr

**International Symposium on Advanced Hybrid Nano Devices
Yokohama, Japan, October 4-5, 2011**



Electronic Device Architectures for the **Nano-CMOS Era**

From Ultimate CMOS Scaling
to Beyond CMOS Devices



Simon Deleonibus
Editor



Available at Amazon.com or
any good bookstores.

leti

Electronic Device Architectures for the Nano-CMOS Era
From Ultimate CMOS Scaling to Beyond CMOS Devices
edited by Simon Deleonibus (**CEA-LETI, France**)

Cloth July 2008
28-1

978-981-4241-

- ★ Discusses the scaling limits of CMOS, the leverage brought by new materials, processes and device architectures (HiK and metal gate, SOI, GeOI, Multigate transistors, and others), the fundamental physical limits of switching based on electronic devices and new applications based on few electrons operation
- ★ Weighs the limits of copper interconnects against the challenges of implementation of optical interconnects
- ★ Reviews different memory architecture opportunities through the strong low-power requirement of mobile nomadic systems, due to the increasing role of these devices in future circuits
- ★ Discusses new paths added to CMOS architectures based on single-electron transistors, molecular devices, carbon nanotubes, and spin electronic FFTs



PAN STANFORD PUBLISHING

www.panstanford.com

Outline

- **Introduction**
- **Nanoelectronics scaling with thin films devices, new materials and new devices architectures. Exploitation of 3rd dimension.**
- **Heterogeneous Co-integration of More Moore and More than Moore.** 3D as a strong asset. New applications .New progress laws.
- **Conclusion**

Ecological Footprint of ICTs

reported by Intergovernmental Panel Climate Change(IPCC)

Source: TU Dresden




- **Currently, 3 % of the world-wide energy is consumed by the ICT infrastructure**
 - which causes about 2 % of the world-wide CO₂ emissions
 - comparable to the world-wide CO₂ emissions by airplanes or ¼ of the world-wide CO₂ emissions by cars
- **ICT: 10% of electrical energy in industrialized nations**
 - 900 Bill.. kWh / year = Central and South Americas
- **The transmitted data volume increases approximately by a factor of 10 every 5 years**

For ICTs, keep in mind (ITRS LSTP, LOP GP, HP):

$$P = P_{\text{stat}} + P_{\text{dyn}} \quad P_{\text{stat}} = V_{\text{dd}} \times I_{\text{off}} \quad \text{and} \quad P_{\text{dyn}} = C V_{\text{dd}}^2 f$$

Semiconductor Market applications successive waves

Quality of life, Social, Environment, Health, Energy,
...associated to ICT




Source : Semico Research Corp. May 2004 IPI Report

Scaling: a success story...thanks to innovation

Progress law for microelectronics


Moore's law: 2Xdevices/year



Electronic Device Architectures for the Nano-CMOS Era
From Ultimate CMOS Scaling to Beyond CMOS Devices
Editor: S.Deleonibus, Pan Stanford Publishing, Oct 2008

Hot Topics: parasitic effects in MOSFET technology

- Introduction of HiK and metal gate allows continued scaling and relaxes SiO₂ gate leakage current related issues - Ig added to SCE, DIBL, subthreshold leakage(LETI IEDM 2002, Intel IEDM 2005)
- Statistical dopant variability
 - number of dopants in the active area decreases with scaling
 - random distribution of channel dopantsPoisson's law. Standard deviation:




$$\sigma_{doping} = \left(\frac{N}{Volume} \right)^{1/2}$$

Statistical fluctuations of threshold voltage: 150 mV decay for VT=200mV(Lg=25nm) !!

Major interest for Low Doped channels

Low Power FDSOI Thin Films Undoped channels



6T SRAM



0.248 μm^2 SNM (1.2V)=140mV
0.179 μm^2 SNM (1.2V)=230mV

VDD=1V Ioff=6pA/ μm

300mm wafers




SOITEC

LETI, ST Micro: C.Fenouillet Beranger et al., IEDM 2007, VLSI Symp 2010
V.Barral et al., IEDM2007

Merits of FDSOI Thin Films Undoped channels


Delay vs. Power x Delay

22% improvement/bulk (20nm)



LETI, SOITEC, STMicro :
O.Faynot et al., IEDM 2010 , invited talk
L.Clavelier et al, IEDM 2010, invited talk
F.Andrieu et al. , VLSI 2010 Honolulu
L.Hutin et al., IEDM 2010
P.Nguyen et al , VLSI Tech 2011

Reachable Scaling rules
(TSi, TBox)




Multi VT tuning :

BBox+ back bias ;
Gate stack engineering;
BBox engineering(ch.injection)
Dual strained channels(40% improv. τ_p)


FDSOI Undoped channels vs.FinFET

Record-high V_T matching performance



LETI: O. Weber et al., IEDM 2008


($\sigma_{V_T} = \sigma_{\Delta V_T}/\sqrt{2}$ to compare measurements on pairs
and on arrays of transistors in the literature)




Best trade-off between V_T variations and gate length scaling
compared to bulk MOSFETs and FinFETs

Thin Films Devices

Relaxing optimization scaling rule by architecture





Stacked Multichannels and MultiNanowires « Top-Down » approach



LETI top down approach for Low Power and High performance

- CV/I outperforms Planar in loaded environment
- Gate separation possible
- Transport properties in small nanowires
- Flexibility to tune channel conductance wrt FinFET
- Pervasion into microsystems (More than Moore)




*LETI: Dupré et al. IEDM 2008, San Francisco(CA)
Ernst et al., Invited talk IEDM 2008, San Francisco(CA)
Bernard et al, VLSI Symposium 2008 Honolulu
K.Tachi et al., IEDM 2010, San Francisco*



Tunnel FET Operation principle




- N & P operation modes

- A single TFET device can operate either in n or p channel mode
 - N mode : $V_{SD} > 0$ & $V_{GD} > 0$
 - P mode: $V_{DS} < 0$ & $V_{GS} < 0$



SOI TFETs co-integrated with CMOSFETs

Experimental demonstration
of Tunnel FET operations:



•P mode: $V_{DS}<0$ & $V_{GS}<0$


$L=100\text{nm}; T=300\text{K}$

•N mode: $V_{SD}>0$ & $V_{GD}>0$

F.Mayer et al., IEDM 2008,
C.LeRoyer et al., ULIS 2009

TFET for Ultra Low Power outperforms CMOS

Offset/drain reduces I_{off} (ambipolar current)






LETI: Mayer et al, IEDM 2008

Intel: U.E. Avci et al, VLSI Tech Symp 2011

Multigate improves Ion

EPFL: K. Boucart & A. M. Ionescu, ESSDERC 2006

TUM: M. Schlosser et al. IEEE TED, Jan. 2009



Opportunities for other materials on Silicon

Electronic Device Architectures for the Nano-CMOS Era


From Ultimate CMOS Scaling to Beyond CMOS Devices

Editor: S.Deleonibus, Pan Stanford Publishing, July 2008


Material	μ_n (cm ² V ⁻¹ s ⁻¹)	μ_p (cm ² V ⁻¹ s ⁻¹)	s_{th} (W/m/K)	Rel. K	Eg(eV)	$v_{sat}(10^7\text{cm/s})$	$n_i(\text{cm}^{-3})$ (m [*] _e m [*] _h /m ²)T ^{3/2} exp(-Eg/2kT)
Si Well established high quality material (>40yrs experience)	1400	500	141	11.9	1.12	0,86	2×10^{10}
Ge Silicon compatible Available in all fabs	3900	1900	59.9	16	0.66	0,60	2×10^{13}
GaAs GaAs lattice constant matching	8500	400	55	12.9	1.42	0.72	2.1×10^6
InGa _{0.47} As _{0.53}	12 000	300	Opto/Power RF applications Ge compatible HP N channel	13.9	0.74	0.6	6×10^{11}
InSb	77000	850	1.8	16.9	0.17 @ 77K	5.0	2×10^{16}
C-Diamond sp3	2200	1800	2000	5.7	5.47	2,7	10^{-27}
Graphene (CNT) sp2	10^4 - 10^5	10^4 - 10^5	1000	5.7	Semi-metal	4	$1 \times 10^{12}\text{cm}^{-2}$ (1×10^{15})
<i>Interconnect</i>							

3D sequential process

Co-Integrating Heterogeneous orientation or materials



- cold end process(bonding) Improved Ig Opportunities for other SC(Ge,III-V, C, ...)
- improved layout (40% area SRAM cell)
- 4T SRAM
- dynamically controlled VT:
improved RNM and SNM



P.Batude et al., Best student Paper Award, IEDM 2009


P.Batude et al, 2011 VLSI Tech Symp

First heterogeneous orientation in 3D Si sequential integration

Enabled by use of wafer bonding by keeping low thermal budget


Sequential 3D: Potential and Demonstrated Applications

High density logic applications




~ 1 node gain with
same design rules for
Front end levels

Highly miniaturized CMOS imagers pixels



Heterogeneous integration




- Nanoelectronics & Photonics applications with Si-Ge Co-integration
- SRAM on top SOI logic, I/Os, analog on bottom bulk

P. Batude et al, VLSI09 □...


P.Batude et al., IEDM 2009, Best Student Paper Award

3D memories

□ SRAMs





□ FLASH



Y-H. Son et al, VLSI 07, Jung et al, IEDM 2006

3D-Xbar Memory stacked on Logic: towards NV Logic




Resistive switches

Toshiba, Stanford Univ.: K.Abe et al, ICICDT 2008


proven in 2D with
Magnetic Tunnel Junctions,
FeRAM Tohoku Univ., Hitachi:
S.Matsunaga et al., Appl.Phys. Express(2008);
ROHM

Logic + Stacked NVM:
High bandwidth,
Reduced Power consumption,...
Reconfigurability
ex: 32 nm node : > 1TB/s per 1mm²

Advanced Devices and Systems Future Vision



System On Wafer: Heterogeneous co-Integrated Systems



Commercial products

- image on board VGA camera,
- mixed nodes & modes,
- high density TSV

Cross talks:

- delay, matching,
- power dissipation
(global temp. increase,
hot spots, reliability, ...)


Multiphysics

- New Progress Laws
- application specific

Energy source converter

Wafer level packaged MEMS

MEMS




*Via belt technology
MEMS + IC stack
Ultra flat 3D
Chip stacking(TSV)
Active Silicon interposer
On Silicon
account
wafer level*

S.Deleonibus CEA-LETI October 2011



*80 μm diameter TSV
imagers packaging*



*1 μm diameter
High AR TSV stacked ICs*

3D Integration: from imagers to advanced 3D ICs



ST - LETI collaboration


2001




with
TSV

2008

VGA cameras (300kpixels)





ST - LETI collaboration



3D-IC


Memory, Processors, Imagers
with high density TSV, NEMS...



Active Silicon interposer

« More, More than, Beyond Moore »

Tomorrow's top added value markets



High growth with 'More than Moore' technologies:
they require **expertise** in all technical domains and in-depth knowledge of the targeted markets **ITRS 2009**



NEMS scaling laws: is it worth?

- resolution increases
- sensitivity decreases (SBR,SNR) => arrays, actuation,...
- figures of merit pressure and vacuum quality dependent

$$\delta m = \frac{M_{eff}}{Q} \cdot 10^{-(DR/20)}$$

$$DR \propto \sqrt{\frac{\sum S_{noise}}{P_{act}}} = \frac{1}{SNR}$$

ML Roukes et. al. APL (2005)

Parameter	Scaling rule
mass	k^3
stiffness	k
resonant frequency	k^{-1}
mass responsivity	k^{-4}
energy consumption	k^3 [rough estimate]

$$M_{eff} \propto l \cdot w \cdot t$$

$$K_{eff} \propto w \cdot \frac{t^3}{l^3}$$


$$f_0 \propto \sqrt{\frac{K_{eff}}{M_{eff}}} \propto \frac{t}{l^2}$$

$$\mathfrak{R} = \frac{\partial f_0}{\partial M_{eff}} = -\frac{f_0}{2M_{eff}}$$



$$E_P \approx \frac{1}{2} K_{eff} \cdot x_{Max}^2$$

$$\text{and } x_{Max} \propto t$$

Nanowires & Arrays used for mass detection




Capacitive actuation & detection




Capacitive actuation & piezo-resistive detection with nanowires


$$\delta m \approx 0.5 \text{ zg}/\sqrt{\text{Hz}}$$



Thermo-elastic actuation & piezo-resistive detection.



NEMS array






- First 200 mm wafers with 3.5 millions NEMS
- Association Nanowire/Resonator ; Cantilever arrays CMOS compatible

LETI: T.Ernst et al., IEDM 2008, Invited talk

L. Duraffourg et. al, APL 92, 174106 (2008)

E Mille et al, Nanotechnology, 165504, (2010)

A new design example




Electrostatic actuation

- Piezzo resistive detection (down mixing scheme)
- Excellent Signal to background ratio

E. Mile et al., Nanotechnology 21 (2010) 165504


A multi-physics system vision



EUROPEAN COMMISSION
7th Framework Programme on
Research, Technological
Development and Demonstration

S.Deleonibus CEA-LETI October 2011

Gaz recognition




Partnership:



Apix, startup from
LETI and Caltech




Mass sensing demonstration




Yang et al., Nano Lett., Vol. 6, No. 4, 2006

Front-end co-integration of ultra-scaled Si NEMS with FDSOI CMOS

Integration of first amplification stage enables direct measurement of small electrical signals provided by the NEMS resonators (40nmx40nm cross section)




M&NEMS co integrated devices platform for 3D sensing



Area $\div 4$ vs SoA

Nanobeams



3-axis gyroscope

$F_0 \approx 20.3 \text{ kHz}$

$Q > 100.000$ $S=0.8\text{mm}^2 / \text{axis}$

P.Robert et al, 2009 IEEE Sensors

D.Ettelt et al, 2011 Transducers

Leti

3-axis accelerometer

$\Delta R/R < 5 \times 10^{-4}$ ($\pm 1\text{g}$)

Linearity $< 0.3\%$ (0 and 200MPa)

$S < 1\text{mm}^2$ (3 axis)

3D magnetometer

Resol 20-80 nT/ $\sqrt{\text{Hz}}$

Lin 4.5 mT



$S=0.25 \text{ mm}^2/\text{axis}$

S.Deleonibus CEA-LETI October 2011

microphone

pressure
sensor

NEMS switches




from D. Tsamados et al. Solid-State Elec. 52 1374 (2008)

high on/off → low power logic

Leti

"high" speed




from AB. Kaul et al., Nano Letters 6(5) 942-947 (2006)

bistable



memory



from Q.Li et al., IEEE Nano 6(2) 256-262 (2007)

Conclusion : Nanoelectronics CMOS from Devices to Systems Perspectives

- Innovation from strong association
System/Device/Materials Science and Engineering
- Si CMOS: Nanoelectronics Base platform beyond ITRS
- Low Power consumption: major challenge (sub 1V VDD CMOS).
 - => Device/ system architecture optimization
(GAA nanowires, low slopes, design, 3D)
 - => Opportunities for new materials
(revised low BG III-V, Carbon)
- Heterogeneous 3D co-Integration on Si, Low Power:
Add Functionalities for diversification. NonCMOS & CMOS
Monolithic, 3rd dimension in device,
Stacked mixed functions, System On Wafer
- Durable Low Power solutions:
health, environment, quality of life, IST,...

Acknowledgements

- Professors Hiroshi Iwai and Shunri Oda, Tokyo Institute of Technology
- Organization committee of the International Symposium on Advanced Hybrid Nano Devices
- Colleagues of CEA LETI especially Eric Ollier, Cécilia Dupré, Thomas Ernst.



LABORATOIRE D'ÉLECTRONIQUE
ET DE TECHNOLOGIES
DE L'INFORMATION

CEA-Leti
MINATEC Campus, 17 rue des Martyrs
38054 GRENOBLE Cedex 9
Tel. +33 4 38 78 36 25

www.leti.fr





Thank you for your attention
Merci de votre attention



Dual Schottky MOSFET (Dopant Segregated S/D)


Reduce series resistance to channel




Still Dopant Segregation necessary:
Junctionless FET(JP Colinge)?

Process simplicity vs. RDF, VT adjust


Application Drivers




Silicon Photonics building blocks. 3D Integration




- 3D integration
- Not depending on the specific node used to produce the electronic wafer




Photonics Integration on Silicon. The building blocks.




Optical modulator




Photodetector



MUX & DEMUX



Laser source




Optical switch



In-plane coupler




Grating coupler



Waveguide

LETI: L.Fulbert ESSDERC 2011

Nanowires for very sensitive mass measurement



T. Ernst et al., IEDM 08

Few molecules sensitivity can be achieved => 1 zg