

## Challenges and Opportunities of Technologies and Components for Diversified Future Silicon Platforms

#### S.Deleonibus, CEA-LETI, MINATEC Campus, 17 rue des Martyrs , 38054 Grenoble Cedex 09 France.

Tel : 33 (0)4 38 78 59 73 ; Fax: 33 (0)4 38 78 51 83; email: sdeleonibus@cea.fr

International Symposium on Advanced Hybrid Nano Devices Yokohama, Japan, October 4-5, 2011

MINATEC CAMPUS



Electronic Device Architectures for the Nano-CMOS Era From Ultimate CMOS Scaling to Beyond CMOS Devices edited by Simon Deleonibus (CEA-LETI, France) Cloth July 2008 978-981-4241-28-1

★ Discusses the scaling limits of CMOS, the leverage brought by new materials, processes and device architectures (HiK and metal gate, SOI, GeOI, Multigate transistors, and others), the fundamental physical limits of switching based on electronic devices and new applications based on few electrons operation

**★** Weighs the limits of copper interconnects against the challenges of implementation of optical interconnects

\* Reviews different memory architecture opportunities through the strong low-power requirement of mobile nomadic systems, due to the increasing role of these devices in future circuits

★ Discusses new paths added to CMOS architectures based on single-electron transistors, molecular devices, carbon nanotubes, and spin electronic FFTs



#### **PAN STANFORD PUBLISHING**

www.panstanford.com

# Outline

#### •Introduction

•Nanoelectronics scaling with thin films devices, new materials and new devices architectures. Exploitation of 3rd dimension.

•Heterogeneous Co-integration of More Moore and More than Moore. 3D as a strong asset. New applications .New progress laws.

•Conclusion



# **Ecological Footprint of ICTs**

reported by Intergovernmental Panel Climate Change (IPCC)







- Currently, 3 % of the world-wide energy is consumed by the ICT infrastructure
  - which causes about 2 % of the world-wide CO2 emissions
  - comparable to the world-wide CO2 emissions by airplanes or ¼ of the worldwide CO2 emissions by cars
- ICT: 10% of electrical energy in industrialized nations
  - 900 Bill.. kWh / year = Central and South Americas
- The transmitted data volume increases approximately by a factor of 10 every 5 years

For ICTs, keep in mind (ITRS LSTP, LOP GP, HP):  $P = P_{stat} + P_{dyn}$   $P_{stat} = V_{dd}xI_{off}$  and  $P_{dyn} = CV_{dd}^2 f$ 

#### **Semiconductor Market applications successive waves**



Source : Semico Research Corp. May 2004 IPI Report

leti

#### Scaling: a success story...thanks to innovation Progress law for microelectronics



## Hot Topics: parasitic effects in MOSFET technology

- Introduction of HiK and metal gate allows continued scaling and relaxes SiO2 gate leakage current related issues - Ig added to SCE, DIBL, subthreshold leakage(LETI IEDM 2002, Intel IEDM 2005)
- Statistical dopant variability
  - number of dopants in the active area decreases with scaling
  - random distribution of channel dopants

Poisson's law. Standard deviation:



#### Low Power FDSOI Thin Films Undoped channels



LETI, ST Micro: C.Fenouillet Beranger et al., IEDM 2007, VLSI Symp 2010 V.Barral et al., IEDM2007

#### **Merits of FDSOI Thin Films Undoped channels**



## **FDSOI Undoped channels vs.FinFET** Record-high $V_{\tau}$ matching performance



LETI: O.Weber et al., IEDM 2008

 $(\sigma_{vt} = \sigma_{Avt}/\sqrt{2}$  to compare measurements on pairs and on arrays of transistors in the literature)

#### Best trade-off between $V_{T}$ variations and gate length scaling compared to bulk MOSFETs and FinFETs



## **Stacked Multichannels and MultiNanowires « Top-Down » approach**



#### LETI top down approach for Low Power and High performance

- -CV/I outperforms Planar in loaded environment
- -Gate separation possible
- -Transport properties in small nanowires
- -Flexibility to tune channel conductance wrt FinFET
- -Pervasion into microsystems (More than Moore)

LETI: Dupré et al. IEDM 2008, San Francisco(CA) Ernst et al., Invited talk IEDM 2008, San Francisco(CA)

**Leti** Bernard et al, VLSI Symposium 2008 Honolulu K.Tachi et al., IEDM 2010, San Francisco



#### **Tunnel FET Operation principle**



#### **SOI TFETs co-integrated with CMOSFETs**



•P mode: V<sub>DS</sub><0 & V<sub>GS</sub><0 •N mode: V<sub>SD</sub>>0 & V<sub>GD</sub>>0 *F.Mayer et al., IEDM 2008, C.LeRoyer et al., ULIS 2009* L=100nm; T=300K

#### TFET for Ultra Low Power outperforms CMOS Offset/drain reduces loff(ambipolar current)



leti

#### **Opportunities for other materials on Silicon**

*Electronic Device Architectures for the Nano-CMOS Era* From Ultimate CMOS Scaling to Beyond CMOS Devices Editor: S.Deleonibus, Pan Stanford Publishing, July 2008



leti

### **3D sequential process**

#### **Co-Integrating Heterogeneous orientation or materials**



- cold end process(bonding) Improved Ig Opportunities for other SC(Ge,III-V, C, ...)

- improved layout (40% area SRAM cell)
- 4T SRAM

ett

-dynamically controlled VT: *improved RNM and SNM*  P.Batude et al., Best student Paper Award, IEDM 2009 P.Batude et al, 2011 VLSI Tech Symp

First heterogeneous orientation in 3D Si sequential integration Enabled by use of wafer bonding by keeping low thermal budget S.Deleonibus CEA-LETI October 2011



#### **Sequential 3D: Potential and Demonstrated Applications**

#### **High density logic applications**



~ 1 node gain with same design rules for Front end levels

#### Highly miniaturized CMOS imagers pixels



**3D memories** 

P. Coudrain et al, IEDM 08,

#### **Heterogeneous integration**



 Nanoelectronics & Photonics applications with
 Si-Ge Co-integration

□SRAM on top SOI logic, I/Os, analog on bottom bulk

P. Batude et al,VLSI09

# SRAMs

# FLASH Si top active Inter layer dielectric

Y-H. Son et al, VLSI 07, Jung et al, IEDM 2006

P.Batude et al., IEDM 2009, Best Student Paper Award

#### **3D-Xbar Memory stacked on Logic: towards NV Logic**



Logic + Stacked NVM: High bandwith, Reduced Power consumption,... *S.Ma* Reconfigurability ex: 32 nm node : > 1TB/s per  $1 \text{ mm}^2$ 

leti



S.Deleonibus CEA-LETI October 2011

#### Advanced Devices and Systems Future Vision



#### System On Wafer: Heterogeneous co-Integrated Systems

Energy source

converter

lŧ

H

#### (Parallel 3D)



**Commercial products** 

- image on board VGA camera,
- mixed nodes & modes,
- high density TSV

Cross talks: -delay, matching, -power dissipation (global temp. increase, hot spots, reliability, ...)

#### **Multiphysics**

New Progress Laws - application specific

Ultra flat 3D

Wafer level packaged MEMS MEMS



Si 1µm Cooling option Via belt technology **VCs** MEMS + IC stack

80 µm diameter TSV imagers packaging



1 µm diameter Muta flat SU High AR TSV stacked Ultra flat SU High AR TSV stacked Chip stacking(TSV) On Silicon Chip stacking interposer On Silicon Silicon interposer account Active Silicon wafer level High AR TSV stacked ICs



## « Nore, Nore than, Beyond

# 



depth knowledge of the targeted markets **ITRS 2009** 

leti

#### **NEMS scaling laws: is it worth?**

- resolution increases
- sensitivity decreases (SBR,SNR) => arrays, actuation,...
  figures of merit pressure and vacuum quality dependent



#### **Nanowires & Arrays used for mass detection**



Capacitive actuation & detection



Capacitive actuation & piezo-resistive detection with nanowires  $\delta n \approx 0.5 \ zg/\sqrt{Hz}$ 





Thermo-elastic actuation & piezo-resistive detection.



NEMS array





- First 200 mm wafers with 3.5 millions NEMS

- Association Nanowire/Resonator ; Cantilever arrays

LETI: T.Ernst et al., IEDM 2008, Invited talk L. Duraffourg et. al, APL 92, 174106 (2008) E Mille et al, Nanotechnology, 165504, (2010)

S.Deleonibus CEA-LETI October 2011

**CMOS** compatible

# A new design example



#### **Electrostatic actuation**

- Piezzo resistive detection (down mixing scheme)
- Excellent Signal to background ratio

E. Mile et al., Nanotechnology 21 (2010) 165504



#### A multi-physics system vision



## **Gaz recognition**





# **Mass sensing demonstration**



#### Front-end co-integration of ultra-scaled Si NEMS with FDSOI CMOS

Integration of first amplification stage enables direct measurement of small electrical signals provided by the NEMS resonators (40nmx40nm cross section)



#### M&NEMS co integrated devices platform for 3D sensing



**3-axis gyroscope**  $F_0 \approx 20.3 \text{ kHz}$ Q > 100.000 S=0.8mm<sup>2</sup> / axis

leti

P.Robert et al, 2009 IEEE Sensors D.Ettelt et al, 2011 Transducers

#### **3D magnetometer** Resol 20-80 nT/√Hz Lin 4.5 mT

S=0.25 mm²/axis

pressure sensor

microphone

S.Deleonibus CEA-LETI October 2011

# **NEMS** switches



S.Deleonibus CEA-LETI October 2011

#### Conclusion : Nanoelectronics CMOS from Devices to Systems Perspectives

- Innovation from strong association
   System/Device/Materials Science and Engineering
- Si CMOS: Nanoelectronics Base platform beyond ITRS
- Low Power consumption: major challenge (sub 1V VDD CMOS).

=> Device/ system architecture optimization (GAA nanowires, low slopes, design, 3D)

=> Opportunities for new materials (revised low BG III-V, Carbon)

Heterogeneous 3D co-Integration on Si, Low Power:

Add Functionalities for diversification. NonCMOS & CMOS Monolithic, 3rd dimension in device, Stacked mixed functions, System On Wafer

#### Durable Low Power solutions: health, environment, quality of life, IST,...



# Acknowledgements

- Professors Hiroshi Iwai and Shunri Oda, Tokyo Institute of Technology
- Organization committee of the International Symposium on Advanced Hybrid Nano Devices
- Colleagues of CEA LETI especially Eric Ollier, Cécilia Dupré, Thomas Ernst.



LABORATOIRE D'ÉLECTRONIQUE ET DE TECHNOLOGIES DE L'INFORMATION

CEA-Leti MINATEC Campus, 17 rue des Martyrs 38054 GRENOBLE Cedex 9 Tel. +33 4 38 78 36 25

www.leti.fr

## *Thank you for your attention* Merci de votre attention





## **Dual Schottky MOSFET (Dopant Segregated S/D)**

#### Reduce series resistance to channel





#### **Silicon Photonics building blocks. 3D Integration**



Not depending on the

specific node used to produce the electronic



leti

# Photonics Integration on Silicon. The building blocks.



## Nanowires for very sensitive mass



T. Ernst et al., IEDM 08

#### Few molecules sensitivity can be achieved => 1zg

